New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Running Symbiflow-examples with surelog #230
Comments
Hello @nelsobe, Yes, it is possible to use Surelog/UHDM front-end using symbiflow-toolchain, but it requires a few changes in the Here, you can find an example of building Ibex using symbiflow toolchain with Surelog. The main changes are in the Basic documentation on how to use
|
@kamilrakoczy @kgugala it would be great to add an example to symbiflow-examples that shows how to do that, and possibly extend the wrapper scripts to support that out of the box... |
agree, we actually started working on that |
@kgugala Could provide any details on your progress on working on supporting Surelog? And, with the proper direction, my students could work on it - I have a few students (undergrads) who I could put on it right now. What I think they (and I) would need is someone to point them at what has been done and summarize what needs to be done... |
I've prepared draft PR adapting symbiflow-examples to use uhdm-plugin: #244. As PR adapting Not all of the symbiflow-examples are working yet, but bunch of them is already working. Example build cmd: Please let us know if you have any other questions. |
@kamilrakoczy @tmichalak Has any of this been merged into f4pga-examples so my students can use it "out of the box"? |
PR adding optional (for now) Now systemverilog frontend can be used out-of-box, but it is still optional, as not all examples are working yet. Progress on adapting remaining examples can be tracked here: chipsalliance/yosys-f4pga-plugins#287 When updating local environment, please make sure to update both f4pga-arch-defs and conda environment. Example build command didn't change: The old (default yosys verilog) frontend still can be used when |
@acomodi @mkurc-ant In a recent conversation @mithro suggested there was a way to run the symbiflow-examples toolchain using the surelog SystemVerilog front end. We are preparing to have students run class projects through the tool flow and would like this to be an option. Is there documentation anywhere on how to do this? If not, would be happy to create some if we could learn how to do it.
The text was updated successfully, but these errors were encountered: