Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: amaranth-lang/amaranth-yosys
Failed to load repositories. Confirm that selected base ref is valid, then try again.
Loading
base: 04d6043a1e73
Choose a base ref
...
head repository: amaranth-lang/amaranth-yosys
Failed to load repositories. Confirm that selected head ref is valid, then try again.
Loading
compare: da9d38ebb3fd
Choose a head ref
  • 1 commit
  • 1 file changed
  • 1 contributor

Commits on Dec 11, 2021

  1. Fix README links.

    miek authored and whitequark committed Dec 11, 2021
    Copy the full SHA
    da9d38e View commit details
Showing with 1 addition and 1 deletion.
  1. +1 −1 README.rst
2 changes: 1 addition & 1 deletion README.rst
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
Amaranth Yosys distribution
###########################

`Amaranth <https://github.com/amaranth/amaranth>`_ is a Python-based hardware description language that uses `Yosys <http://www.clifford.at/yosys>`_ as a backend to emit Verilog.
`Amaranth <https://github.com/amaranth-lang/amaranth>`_ is a Python-based hardware description language that uses `Yosys <https://yosyshq.net/yosys>`_ as a backend to emit Verilog.

The Amaranth HDL Yosys wheels provide a specialized `WebAssembly <https://webassembly.org/>`_ based build of Yosys that runs via `wasmtime-py <https://github.com/bytecodealliance/wasmtime-py>`_ if there is no system-wide Yosys installation, or if that installation is too old. This build is aggressively optimized for binary size and startup latency, and only includes features required by Amaranth's Verilog and CXXRTL backends; it is not useful for any other purpose.