In some designs (e.g. ram-test), the clock net crosses a clock region and gets into the general interconnect.

In the image above, the highlighted signal is the clock net that enters the general interconnect through a CLB site-thru.

Despite this route being accepted, it should not occur unless strictly needed.

I think this situation can be fixed with the following:

• Global clock routing
• Support timing-driven routing