Skip to content

Commit 1e7783a

Browse files
author
Sebastien Bourdeauducq
committedMar 12, 2013
build.py: use implicit get_fragment
1 parent a23df42 commit 1e7783a

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed
 

‎build.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -58,7 +58,7 @@ def main():
5858
"jtag_tap_spartan6.v", "lm32_itlb.v", "lm32_dtlb.v")
5959
plat.add_sources(os.path.join("verilog", "lm32"), "lm32_config.v")
6060

61-
plat.build_cmdline(soc.get_fragment(), clock_domains=soc.crg.get_clock_domains())
61+
plat.build_cmdline(soc, clock_domains=soc.crg.get_clock_domains())
6262

6363
if __name__ == "__main__":
6464
main()

0 commit comments

Comments
 (0)
Please sign in to comment.