Skip to content

Commit f988ec3

Browse files
committedApr 15, 2015
pipistrello: fix csrs, make AMP default
1 parent 9795e83 commit f988ec3

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed
 

Diff for: ‎soc/targets/artiq_pipistrello.py

+3-3
Original file line numberDiff line numberDiff line change
@@ -125,7 +125,7 @@ class UP(_Peripherals):
125125
def __init__(self, platform, **kwargs):
126126
_Peripherals.__init__(self, platform, **kwargs)
127127

128-
rtio_csrs = self.rtio.get_csrs()
128+
rtio_csrs = self.rtio.get_csrs() + self.rtio.get_kernel_csrs()
129129
self.submodules.rtiowb = wbgen.Bank(rtio_csrs)
130130
self.add_wb_slave(mem_decoder(self.mem_map["rtio"]), self.rtiowb.bus)
131131
self.add_csr_region("rtio", self.mem_map["rtio"] + 0x80000000, 32,
@@ -156,7 +156,7 @@ def __init__(self, platform, *args, **kwargs):
156156
self.kernel_cpu.add_wb_slave(mem_decoder(self.mem_map["mailbox"]),
157157
self.mailbox.i2)
158158

159-
rtio_csrs = self.rtio.get_csrs()
159+
rtio_csrs = self.rtio.get_kernel_csrs()
160160
self.submodules.rtiowb = wbgen.Bank(rtio_csrs)
161161
self.kernel_cpu.add_wb_slave(mem_decoder(self.mem_map["rtio"]),
162162
self.rtiowb.bus)
@@ -168,4 +168,4 @@ def __init__(self, platform, *args, **kwargs):
168168
self.add_memory_region("dds", self.mem_map["dds"] + 0x80000000, 64*4)
169169

170170

171-
default_subtarget = UP
171+
default_subtarget = AMP

0 commit comments

Comments
 (0)
Please sign in to comment.