Skip to content

Commit d39382e

Browse files
committedJun 29, 2015
pipistrello: ext_led fifo depth 4
1 parent 165ef20 commit d39382e

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed
 

Diff for: ‎soc/targets/artiq_pipistrello.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -105,7 +105,7 @@ def __init__(self, platform, cpu_type="or1k", **kwargs):
105105

106106
phy = ttl_simple.Output(platform.request("ext_led", 0))
107107
self.submodules += phy
108-
rtio_channels.append(rtio.Channel.from_phy(phy, ofifo_depth=256))
108+
rtio_channels.append(rtio.Channel.from_phy(phy, ofifo_depth=4))
109109

110110
self.add_constant("RTIO_TTL_COUNT", len(rtio_channels))
111111

0 commit comments

Comments
 (0)
Please sign in to comment.