Skip to content

Commit 9c96ebf

Browse files
committedJun 25, 2015
nist_qc2: add fmc adapter io file
1 parent 064ddb4 commit 9c96ebf

File tree

1 file changed

+77
-0
lines changed

1 file changed

+77
-0
lines changed
 

Diff for: ‎artiq/gateware/nist_qc2.py

+77
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,77 @@
1+
from mibuild.generic_platform import *
2+
3+
fmc_adapter_io = [
4+
("ttl", 0, Pins("LPC:LA00_CC_P"), IOStandard("LVTTL")),
5+
("ttl", 1, Pins("LPC:LA02_P"), IOStandard("LVTTL")),
6+
("ttl", 2, Pins("LPC:LA00_CC_N"), IOStandard("LVTTL")),
7+
("ttl", 3, Pins("LPC:LA02_N"), IOStandard("LVTTL")),
8+
("ttl", 4, Pins("LPC:LA01_CC_P"), IOStandard("LVTTL")),
9+
("ttl", 5, Pins("LPC:LA01_CC_N"), IOStandard("LVTTL")),
10+
("ttl", 6, Pins("LPC:LA06_P"), IOStandard("LVTTL")),
11+
("ttl", 7, Pins("LPC:LA06_N"), IOStandard("LVTTL")),
12+
("ttl", 8, Pins("LPC:LA05_P"), IOStandard("LVTTL")),
13+
("ttl", 9, Pins("LPC:LA05_N"), IOStandard("LVTTL")),
14+
("ttl", 10, Pins("LPC:LA10_P"), IOStandard("LVTTL")),
15+
("ttl", 11, Pins("LPC:LA09_P"), IOStandard("LVTTL")),
16+
("ttl", 12, Pins("LPC:LA10_N"), IOStandard("LVTTL")),
17+
("ttl", 13, Pins("LPC:LA09_N"), IOStandard("LVTTL")),
18+
("ttl", 14, Pins("LPC:LA13_P"), IOStandard("LVTTL")),
19+
("ttl", 15, Pins("LPC:LA14_P"), IOStandard("LVTTL")),
20+
21+
("dds", 0,
22+
Subsignal("a", Pins("LPC:LA22_N LPC:LA21_P LPC:LA22_P LPC:LA19_N "
23+
"LPC:LA20_N LPC:LA19_P LPC:LA20_P")),
24+
Subsignal("d", Pins("LPC:LA15_N LPC:LA16_N LPC:LA15_P LPC:LA16_P "
25+
"LPC:LA11_N LPC:LA12_N LPC:LA11_P LPC:LA12_P "
26+
"LPC:LA07_N LPC:LA08_N LPC:LA07_P LPC:LA08_P "
27+
"LPC:LA04_N LPC:LA03_N LPC:LA04_P LPC:LA03_P")),
28+
Subsignal("sel", Pins("LPC:LA24_N LPC:LA29_P LPC:LA28_P LPC:LA29_N "
29+
"LPC:LA28_N LPC:LA31_P LPC:LA30_P LPC:LA31_N "
30+
"LPC:LA30_N LPC:LA33_P LPC:LA33_N")),
31+
Subsignal("fud_n", Pins("LPC:LA21_N")),
32+
Subsignal("wr_n", Pins("LPC:LA24_P")),
33+
Subsignal("rd_n", Pins("LPC:LA25_N")),
34+
Subsignal("rst_in", Pins("LPC:LA25_P")),
35+
IOStandard("LVTTL")),
36+
37+
("i2c", 0,
38+
Subsignal("scl", Pins("LPC:IIC_SLC")),
39+
Subsignal("sda", Pins("LPC:IIC_SDA")),
40+
IOStandard("LVCMOS25")),
41+
42+
("clk_m2c", 0,
43+
Subsignal("p", Pins("LPC:CLK0_M2C_P")),
44+
Subsignal("n", Pins("LPC:CLK0_M2C_N")),
45+
IOStandard("LVDS")),
46+
47+
("clk_m2c", 1,
48+
Subsignal("p", Pins("LPC:CLK1_M2C_P")),
49+
Subsignal("n", Pins("LPC:CLK1_M2C_N")),
50+
IOStandard("LVDS")),
51+
52+
("la32", 0,
53+
Subsignal("p", Pins("LPC:LA32_P")),
54+
Subsignal("n", Pins("LPC:LA32_N")),
55+
IOStandard("LVDS")),
56+
57+
("spi", 0,
58+
Subsignal("clk", Pins("LPC:LA13_N")),
59+
Subsignal("ce", Pins("LPC:LA14_N")),
60+
Subsignal("mosi", Pins("LPC:LA17_CC_P")),
61+
Subsignal("miso", Pins("LPC:LA17_CC_N")),
62+
IOStandard("LVTTL")),
63+
64+
("spi", 1,
65+
Subsignal("clk", Pins("LPC:LA18_CC_P")),
66+
Subsignal("ce", Pins("LPC:LA18_CC_N")),
67+
Subsignal("mosi", Pins("LPC:LA23_P")),
68+
Subsignal("miso", Pins("LPC:LA23_N")),
69+
IOStandard("LVTTL")),
70+
71+
("spi", 2,
72+
Subsignal("clk", Pins("LPC:LA27_P")),
73+
Subsignal("ce", Pins("LPC:LA26_P")),
74+
Subsignal("mosi", Pins("LPC:LA27_N")),
75+
Subsignal("miso", Pins("LPC:LA26_N")),
76+
IOStandard("LVTTL")),
77+
]

0 commit comments

Comments
 (0)
Please sign in to comment.