Skip to content

Commit

Permalink
migen/fhdl/verilog: _printheader/_printcomb, remove default value of …
Browse files Browse the repository at this point in the history
…arguments which are not used in internal functions. (thanks sb)
enjoy-digital committed Apr 24, 2015
1 parent bc30fc5 commit 67702f2
Showing 1 changed file with 4 additions and 4 deletions.
8 changes: 4 additions & 4 deletions migen/fhdl/verilog.py
Original file line number Diff line number Diff line change
@@ -152,7 +152,7 @@ def _list_comb_wires(f):


def _printheader(f, ios, name, ns,
reg_initialization=True):
reg_initialization):
sigs = list_signals(f) | list_special_ios(f, True, True, True)
special_outs = list_special_ios(f, False, True, True)
inouts = list_special_ios(f, False, False, True)
@@ -187,9 +187,9 @@ def _printheader(f, ios, name, ns,


def _printcomb(f, ns,
display_run=False,
dummy_signal=True,
blocking_assign=False):
display_run,
dummy_signal,
blocking_assign):
r = ""
if f.comb:
if dummy_signal:

0 comments on commit 67702f2

Please sign in to comment.