Skip to content

Commit c9c11e7

Browse files
committedApr 3, 2015
soc: add memory.name_override to name when adding csrbankarray.srams to csr_regions
1 parent 85b3cce commit c9c11e7

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed
 

Diff for: ‎misoclib/soc/__init__.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -179,7 +179,7 @@ def do_finalize(self):
179179
for name, csrs, mapaddr, rmap in self.csrbankarray.banks:
180180
self.add_csr_region(name, self.mem_map["csr"]+0x80000000+0x800*mapaddr, self.csr_data_width, csrs)
181181
for name, memory, mapaddr, mmap in self.csrbankarray.srams:
182-
self.add_csr_region(name, self.mem_map["csr"]+0x80000000+0x800*mapaddr, self.csr_data_width, memory)
182+
self.add_csr_region(name + "_" + memory.name_override, self.mem_map["csr"]+0x80000000+0x800*mapaddr, self.csr_data_width, memory)
183183

184184
# Interrupts
185185
if hasattr(self.cpu_or_bridge, "interrupt"):

0 commit comments

Comments
 (0)
Please sign in to comment.