Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: m-labs/artiq
Failed to load repositories. Confirm that selected base ref is valid, then try again.
Loading
base: 1437fff17bf3
Choose a base ref
...
head repository: m-labs/artiq
Failed to load repositories. Confirm that selected head ref is valid, then try again.
Loading
compare: 3e1348a08452
Choose a head ref
Loading
Showing with 3,729 additions and 862 deletions.
  1. +4 −4 .travis.yml
  2. +2 −2 .travis/get-anaconda.sh
  3. +3 −3 .travis/get-toolchain.sh
  4. +2 −0 .travis/get-xilinx.sh
  5. +46 −0 CONTRIBUTING
  6. +674 −0 LICENSE
  7. +3 −5 README.rst
  8. +4 −0 artiq/__init__.py
  9. +0 −2 artiq/compiler/transforms/iodelay_estimator.py
  10. +20 −1 artiq/coredevice/comm_tcp.py
  11. +3 −1 artiq/coredevice/core.py
  12. +25 −8 artiq/coredevice/dds.py
  13. +8 −6 artiq/coredevice/ttl.py
  14. +12 −0 artiq/devices/novatech409b/driver.py
  15. +4 −1 artiq/devices/pdq2/driver.py
  16. +10 −8 artiq/devices/pxi6733/driver.py
  17. +7 −4 artiq/devices/pxi6733/mediator.py
  18. +55 −9 artiq/frontend/artiq_client.py
  19. +162 −72 artiq/frontend/artiq_ctlmgr.py
  20. +26 −5 artiq/frontend/artiq_flash.sh
  21. +35 −15 artiq/frontend/artiq_gui.py
  22. +250 −0 artiq/frontend/artiq_influxdb.py
  23. +24 −7 artiq/frontend/artiq_master.py
  24. +7 −6 artiq/frontend/artiq_rpctool.py
  25. +5 −0 artiq/frontend/artiq_run.py
  26. +1 −1 artiq/frontend/pdq2_client.py
  27. +1 −1 artiq/frontend/pdq2_controller.py
  28. +9 −2 artiq/gateware/ad9xxx.py
  29. +3 −3 artiq/gateware/nist_qc2.py
  30. +31 −10 artiq/gateware/rtio/core.py
  31. +17 −11 artiq/gateware/rtio/phy/dds.py
  32. +2 −0 artiq/gateware/rtio/phy/ttl_serdes_spartan6.py
  33. +127 −37 artiq/gui/displays.py
  34. +156 −52 artiq/gui/explorer.py
  35. +23 −10 artiq/gui/moninj.py
  36. +1 −1 artiq/gui/parameters.py
  37. +35 −0 artiq/gui/results.py
  38. +42 −26 artiq/gui/scan.py
  39. +14 −3 artiq/gui/schedule.py
  40. +79 −0 artiq/gui/state.py
  41. +25 −13 artiq/gui/tools.py
  42. +2 −0 artiq/language/__init__.py
  43. +46 −15 artiq/language/environment.py
  44. +63 −15 artiq/language/scan.py
  45. +89 −14 artiq/master/repository.py
  46. +139 −92 artiq/master/scheduler.py
  47. +2 −1 artiq/master/worker.py
  48. +11 −2 artiq/master/worker_db.py
  49. +16 −5 artiq/master/worker_impl.py
  50. +2 −9 artiq/protocols/file_db.py
  51. +50 −21 artiq/protocols/pc_rpc.py
  52. +1 −1 artiq/protocols/pyon.py
  53. +1 −1 artiq/py2llvm_old/fractions.py
  54. +2 −0 artiq/test/coefficients.py
  55. +23 −3 artiq/test/coredevice/rtio.py
  56. +6 −1 artiq/test/hardware_testbench.py
  57. +4 −14 artiq/test/pc_rpc.py
  58. +2 −0 artiq/test/pdq2.py
  59. +13 −7 artiq/test/scheduler.py
  60. +2 −0 artiq/test/wavesynth.py
  61. +6 −2 artiq/test/worker.py
  62. +37 −29 artiq/tools.py
  63. +2 −0 artiq/wavesynth/coefficients.py
  64. +3 −0 artiq/wavesynth/compute_samples.py
  65. +2 −0 conda/aiohttp/bld.bat
  66. +3 −0 conda/aiohttp/build.sh
  67. +36 −0 conda/aiohttp/meta.yaml
  68. +0 −1 conda/artiq/bld.bat
  69. +22 −9 conda/artiq/build.sh
  70. +7 −2 conda/artiq/meta.yaml
  71. +8 −0 conda/binutils-or1k-linux/README.md
  72. +10 −0 conda/binutils-or1k-linux/bld.bat
  73. +6 −0 conda/binutils-or1k-linux/build.sh
  74. +20 −0 conda/binutils-or1k-linux/meta.yaml
  75. +20 −0 conda/libgit2/bld.bat
  76. +7 −0 conda/libgit2/build.sh
  77. +27 −0 conda/libgit2/meta.yaml
  78. +17 −0 conda/libssh2/bld.bat
  79. +7 −0 conda/libssh2/build.sh
  80. +23 −0 conda/libssh2/meta.yaml
  81. +3 −2 conda/llvmdev-or1k/bld.bat
  82. +10 −0 conda/llvmdev-or1k/build.sh
  83. +5 −9 conda/llvmdev-or1k/meta.yaml
  84. +1 −1 conda/{llvmlite-or1k → llvmlite-artiq}/bld.bat
  85. 0 conda/{llvmlite-or1k → llvmlite-artiq}/build.sh
  86. +7 −7 conda/{llvmlite-or1k → llvmlite-artiq}/meta.yaml
  87. +0 −4 conda/pixman/build.sh
  88. +0 −16 conda/pixman/meta.yaml
  89. +3 −0 conda/pygit2/bld.bat
  90. +2 −0 conda/pygit2/build.sh
  91. +28 −0 conda/pygit2/meta.yaml
  92. +2 −0 conda/pythonparser/bld.bat
  93. +2 −0 conda/pythonparser/build.sh
  94. +24 −0 conda/pythonparser/meta.yaml
  95. +1 −1 doc/manual/conf.py
  96. +77 −0 doc/manual/core_device.rst
  97. +0 −14 doc/manual/core_device_flash_storage.rst
  98. +8 −2 doc/manual/core_language_reference.rst
  99. +4 −0 doc/manual/default_network_ports.rst
  100. +51 −0 doc/manual/environment.rst
  101. +2 −0 doc/manual/faq.rst
  102. +0 −38 doc/manual/fpga_board_ports.rst
  103. +12 −7 doc/manual/{getting_started.rst → getting_started_core.rst}
  104. +156 −0 doc/manual/getting_started_mgmt.rst
  105. +5 −4 doc/manual/index.rst
  106. +82 −36 doc/manual/installing.rst
  107. +1 −1 doc/manual/introduction.rst
  108. +99 −14 doc/manual/management_system.rst
  109. +35 −39 doc/manual/ndsp_reference.rst
  110. +7 −0 doc/manual/utilities.rst
  111. +2 −0 doc/slides/taaccs.tex
  112. +19 −9 examples/master/ddb.pyon
  113. +44 −5 examples/master/repository/arguments_demo.py
  114. +21 −10 examples/master/repository/flopping_f_simulation.py
  115. +138 −0 examples/master/repository/speed_benchmark.py
  116. +2 −0 examples/master/repository/tdr.py
  117. +2 −0 examples/master/repository/transport.py
  118. +29 −0 misc/binutils-2.25.1-or1k-R_PCREL-pcrel_offset.patch
  119. +12 −4 setup.py
  120. +7 −1 soc/runtime/bridge.c
  121. +33 −19 soc/runtime/dds.c
  122. +2 −1 soc/runtime/dds.h
  123. +1 −1 soc/runtime/ksupport.c
  124. +6 −3 soc/runtime/liblwip/lwipopts.h
  125. +1 −1 soc/runtime/lwip
  126. +11 −8 soc/runtime/net_server.c
  127. +22 −0 soc/runtime/rtio.c
  128. +4 −16 soc/runtime/rtio.h
  129. +42 −14 soc/runtime/test_mode.c
  130. +7 −1 soc/targets/artiq_kc705.py
  131. +3 −1 soc/targets/artiq_pipistrello.py
8 changes: 4 additions & 4 deletions .travis.yml
Original file line number Diff line number Diff line change
@@ -16,7 +16,7 @@ before_install:
- . ./.travis/get-toolchain.sh
- . ./.travis/get-anaconda.sh
- source $HOME/miniconda/bin/activate py34
- conda install -q pip coverage binstar migen cython
- conda install -q pip coverage anaconda-client migen cython
- pip install coveralls
install:
- conda build conda/artiq
@@ -25,9 +25,9 @@ script:
- coverage run --source=artiq setup.py test
- make -C doc/manual html
after_success:
- binstar -q login --hostname $(hostname) --username $binstar_login --password $binstar_password
- binstar -q upload --user $binstar_login --channel dev --force $HOME/miniconda/conda-bld/linux-64/artiq-*.tar.bz2
- binstar -q logout
- anaconda -q login --hostname $(hostname) --username $binstar_login --password $binstar_password
- if [ "$TRAVIS_BRANCH" == "master" ]; then anaconda -q upload --user $binstar_login --channel dev --force $HOME/miniconda/conda-bld/linux-64/artiq-*.tar.bz2; fi
- anaconda -q logout
- coveralls
notifications:
email:
4 changes: 2 additions & 2 deletions .travis/get-anaconda.sh
Original file line number Diff line number Diff line change
@@ -1,4 +1,5 @@
#!/bin/sh
# Copyright (C) 2014, 2015 Robert Jordens <jordens@gmail.com>

export PATH=$HOME/miniconda/bin:$PATH
wget http://repo.continuum.io/miniconda/Miniconda3-latest-Linux-x86_64.sh -O miniconda.sh
@@ -9,5 +10,4 @@ conda update -q conda
conda info -a
conda install conda-build jinja2
conda create -q -n py34 python=$TRAVIS_PYTHON_VERSION
conda config --add channels fallen
conda config --add channels https://conda.anaconda.org/fallen/channel/dev
conda config --add channels https://conda.anaconda.org/m-labs/channel/dev
6 changes: 3 additions & 3 deletions .travis/get-toolchain.sh
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@
#!/bin/sh

packages="http://us.archive.ubuntu.com/ubuntu/pool/universe/i/iverilog/iverilog_0.9.7-1_amd64.deb"
archives="http://fehu.whitequark.org/files/binutils-or1k.tbz2 http://fehu.whitequark.org/files/llvm-or1k.tbz2"
archives="http://fehu.whitequark.org/files/llvm-or1k.tbz2"

mkdir -p packages

@@ -21,8 +21,8 @@ done
export PATH=$PWD/packages/usr/local/llvm-or1k/bin:$PWD/packages/usr/local/bin:$PWD/packages/usr/bin:$PATH
export LD_LIBRARY_PATH=$PWD/packages/usr/lib/x86_64-linux-gnu:$PWD/packages/usr/local/x86_64-unknown-linux-gnu/or1k-elf/lib:$LD_LIBRARY_PATH

echo "export LD_LIBRARY_PATH=$LD_LIBRARY_PATH" >> $HOME/.mlabs/build_settings.sh
echo "export PATH=$PWD/packages/usr/local/llvm-or1k/bin:$PATH" >> $HOME/.mlabs/build_settings.sh
echo "export LD_LIBRARY_PATH=$PWD/packages/usr/lib/x86_64-linux-gnu:$PWD/packages/usr/local/x86_64-unknown-linux-gnu/or1k-elf/lib:\$LD_LIBRARY_PATH" >> $HOME/.mlabs/build_settings.sh
echo "export PATH=$PWD/packages/usr/local/llvm-or1k/bin:$PWD/packages/usr/local/bin:$PWD/packages/usr/bin:\$PATH" >> $HOME/.mlabs/build_settings.sh

or1k-linux-as --version
llc --version
2 changes: 2 additions & 0 deletions .travis/get-xilinx.sh
Original file line number Diff line number Diff line change
@@ -1,4 +1,6 @@
#!/bin/sh
# Copyright (C) 2014, 2015 M-Labs Limited
# Copyright (C) 2014, 2015 Robert Jordens <jordens@gmail.com>

wget http://sionneau.net/artiq/Xilinx/xilinx_ise_14.7_s3_s6.tar.gz.gpg
echo "$secret" | gpg --passphrase-fd 0 xilinx_ise_14.7_s3_s6.tar.gz.gpg
46 changes: 46 additions & 0 deletions CONTRIBUTING
Original file line number Diff line number Diff line change
@@ -0,0 +1,46 @@
Authors retain copyright of their contributions to ARTIQ, but whenever possible
should use the GNU GPL version 3 license for them to be merged.

Works of US government employees are not copyrighted but can also be merged.

We've introduced a "sign-off" procedure on patches that are being sent around.

The sign-off is a simple line at the end of the explanation for the
patch, which certifies that you wrote it or otherwise have the right to
pass it on as an open-source patch. The rules are pretty simple: if you
can certify the below:

Developer's Certificate of Origin (1.1 from the Linux kernel)

By making a contribution to this project, I certify that:

(a) The contribution was created in whole or in part by me and I
have the right to submit it under the open source license
indicated in the file; or

(b) The contribution is based upon previous work that, to the best
of my knowledge, is covered under an appropriate open source
license and I have the right under that license to submit that
work with modifications, whether created in whole or in part
by me, under the same open source license (unless I am
permitted to submit under a different license), as indicated
in the file; or

(c) The contribution was provided directly to me by some other
person who certified (a), (b) or (c) and I have not modified
it.

(d) I understand and agree that this project and the contribution
are public and that a record of the contribution (including all
personal information I submit with it, including my sign-off) is
maintained indefinitely and may be redistributed consistent with
this project or the open source license(s) involved.

then you just add a line saying

Signed-off-by: Random J Developer <random@developer.example.org>

using your legal name (sorry, no pseudonyms or anonymous contributions.)

ARTIQ files that do not contain a license header are copyrighted by M-Labs Limited
and are licensed under GNU GPL version 3.
Loading