Skip to content

Commit

Permalink
resetless -> reset_less
Browse files Browse the repository at this point in the history
sbourdeauducq committed Jul 27, 2015
1 parent cc6877d commit f32f9be
Showing 2 changed files with 4 additions and 4 deletions.
6 changes: 3 additions & 3 deletions migen/fhdl/structure.py
Original file line number Diff line number Diff line change
@@ -327,14 +327,14 @@ class ResetSignal(Value):
----------
cd : str
Clock domain to obtain a reset signal for. Defaults to `"sys"`.
allow_resetless : bool
allow_reset_less : bool
If the clock domain is resetless, return 0 instead of reporting an
error.
"""
def __init__(self, cd="sys", allow_resetless=False):
def __init__(self, cd="sys", allow_reset_less=False):
Value.__init__(self)
self.cd = cd
self.allow_resetless = allow_resetless
self.allow_reset_less = allow_reset_less

# statements

2 changes: 1 addition & 1 deletion migen/fhdl/tools.py
Original file line number Diff line number Diff line change
@@ -193,7 +193,7 @@ def visit_ClockSignal(self, node):
def visit_ResetSignal(self, node):
rst = self.clock_domains[node.cd].rst
if rst is None:
if node.allow_resetless:
if node.allow_reset_less:
return 0
else:
raise ValueError("Attempted to get reset signal of resetless"

0 comments on commit f32f9be

Please sign in to comment.