We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 1e393f5 commit c91cd0aCopy full SHA for c91cd0a
artiq/devices/pxi6733/driver.py
@@ -1,6 +1,7 @@
1
# Yann Sionneau <ys@m-labs.hk>, 2015
2
3
from ctypes import byref
4
+import numpy as np
5
6
7
class DAQmxSim:
@@ -48,6 +49,8 @@ def load_sample_values(self, values):
48
49
t.CfgSampClkTiming(self.clock, 1000.0, self.daq.DAQmx_Val_Rising,
50
self.daq.DAQmx_Val_FiniteSamps, len(values))
51
num_samps_written = self.daq.int32()
52
+ values = np.require(values, dtype=float,
53
+ requirements=["C_CONTIGUOUS", "WRITEABLE"])
54
ret = t.WriteAnalogF64(len(values), False, 0,
55
self.daq.DAQmx_Val_GroupByChannel, values,
56
byref(num_samps_written), None)
0 commit comments