Skip to content

Commit 5b3eac1

Browse files
committedJun 23, 2015
pipistrello: tweak fifo depths a bit
ise being dull again, inferring all but one 64x64 fifo as bram... minimum bram depth is 256 anyway
1 parent cd249b2 commit 5b3eac1

File tree

1 file changed

+4
-4
lines changed

1 file changed

+4
-4
lines changed
 

Diff for: ‎soc/targets/artiq_pipistrello.py

+4-4
Original file line numberDiff line numberDiff line change
@@ -99,21 +99,21 @@ def __init__(self, platform, cpu_type="or1k", **kwargs):
9999

100100
phy = ttl_simple.Inout(platform.request("xtrig", 0))
101101
self.submodules += phy
102-
rtio_channels.append(rtio.Channel.from_phy(phy))
102+
rtio_channels.append(rtio.Channel.from_phy(phy, ififo_depth=4))
103103

104104
for i in range(16):
105105
phy = ttl_simple.Output(platform.request("ttl", i))
106106
self.submodules += phy
107-
rtio_channels.append(rtio.Channel.from_phy(phy))
107+
rtio_channels.append(rtio.Channel.from_phy(phy, ofifo_depth=256))
108108

109109
phy = ttl_simple.Output(platform.request("ext_led", 0))
110110
self.submodules += phy
111-
rtio_channels.append(rtio.Channel.from_phy(phy))
111+
rtio_channels.append(rtio.Channel.from_phy(phy, ofifo_depth=4))
112112

113113
for i in range(2, 5):
114114
phy = ttl_simple.Output(platform.request("user_led", i))
115115
self.submodules += phy
116-
rtio_channels.append(rtio.Channel.from_phy(phy))
116+
rtio_channels.append(rtio.Channel.from_phy(phy, ofifo_depth=4))
117117
self.add_constant("RTIO_TTL_COUNT", len(rtio_channels))
118118

119119
self.add_constant("RTIO_DDS_CHANNEL", len(rtio_channels))

0 commit comments

Comments
 (0)