Skip to content

Commit

Permalink
indentation
Browse files Browse the repository at this point in the history
sbourdeauducq committed Jun 17, 2015
1 parent c0bc94c commit 7c2d0fa
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion misoclib/soc/sdram.py
Original file line number Diff line number Diff line change
@@ -54,7 +54,7 @@ def register_sdram_phy(self, phy):
main_ram_size = min(main_ram_size, 256*1024*1024)
l2_size = self.sdram_controller_settings.l2_size

# add a wishbone interface to the DRAM
# add a Wishbone interface to the DRAM
wb_sdram = wishbone.Interface()
self.add_wb_sdram_if(wb_sdram)
self.register_mem("main_ram", self.mem_map["main_ram"], wb_sdram, main_ram_size)

0 comments on commit 7c2d0fa

Please sign in to comment.