Skip to content

Commit cb65b1e

Browse files
committedMay 2, 2015
rtio/phy/ttl_simple: reset sensitivity with RTIO logic
1 parent d8fdac6 commit cb65b1e

File tree

1 file changed

+5
-6
lines changed

1 file changed

+5
-6
lines changed
 

‎artiq/gateware/rtio/phy/ttl_simple.py

+5-6
Original file line numberDiff line numberDiff line change
@@ -26,12 +26,11 @@ def __init__(self, pad):
2626
sensitivity = Signal(2)
2727

2828
self.sync.rio_phy += If(self.rtlink.o.stb,
29-
Case(self.rtlink.o.address, {
30-
0: ts.o.eq(self.rtlink.o.data[0]),
31-
1: ts.oe.eq(self.rtlink.o.data[0]),
32-
2: sensitivity.eq(self.rtlink.o.data)
33-
}).makedefault()
34-
)
29+
If(self.rtlink.o.address == 0, ts.o.eq(self.rtlink.o.data[0])),
30+
If(self.rtlink.o.address == 1, ts.oe.eq(self.rtlink.o.data[0])),
31+
)
32+
self.sync.rio += If(self.rtlink.o.stb & (self.rtlink.o.address == 2),
33+
sensitivity.eq(self.rtlink.o.data))
3534

3635
i = Signal()
3736
i_d = Signal()

0 commit comments

Comments
 (0)
Please sign in to comment.