Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: m-labs/migen
base: 2fc2f8a6c076
Choose a base ref
...
head repository: m-labs/migen
compare: 3aee58f484a7
Choose a head ref
  • 4 commits
  • 4 files changed
  • 1 contributor

Commits on Mar 18, 2015

  1. fhdl/verilog: revert "fhdl/verilog: add simulation parameter to avoid…

    … simulation tricks in synthetizable code"
    
    This probably breaks simulation with Icarus Verilog (and others simulators?)
    enjoy-digital committed Mar 18, 2015
    Configuration menu
    Copy the full SHA
    ea9c1b8 View commit details
    Browse the repository at this point in the history
  2. fhdl/verilog: change the way we initialize reg: reg name = init_value;

    This allows simplifications (init in _printsync and _printinit no longer needed)
    enjoy-digital committed Mar 18, 2015
    2 Configuration menu
    Copy the full SHA
    c0fb0ef View commit details
    Browse the repository at this point in the history
  3. 4 Configuration menu
    Copy the full SHA
    5a9afee View commit details
    Browse the repository at this point in the history
  4. mibuild/lattice/diamond: add verilog include path (thanks Lattice's F…

    …AE since it's not documented)
    enjoy-digital committed Mar 18, 2015
    Configuration menu
    Copy the full SHA
    3aee58f View commit details
    Browse the repository at this point in the history