Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Revert "fhdl/verilog: do not use initial begin in _printinit (not acc…
…epted by all synthesis tools ex: Synplify Pro does not accept it)" This breaks simulations, and we will try to use the "reg name = value" syntax instead. This reverts commit e946f6e.