Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
fhdl/verilog: fix representation of negative integers
Give the explicit two's complement representation for the given bit width. This results in less readable code compared to using unary minus, but fixes a bug when trying to represent the most negative integer.