Skip to content

Commit a94bf3b

Browse files
author
Sebastien Bourdeauducq
committedMar 21, 2013
genlib/cdc/MultiReg: output clock domain defaults to sys
1 parent b38818e commit a94bf3b

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed
 

‎migen/genlib/cdc.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -23,7 +23,7 @@ def get_fragment(self):
2323
return Fragment(comb, {self.odomain: o_sync})
2424

2525
class MultiReg(Special):
26-
def __init__(self, i, o, odomain, n=2):
26+
def __init__(self, i, o, odomain="sys", n=2):
2727
Special.__init__(self)
2828
self.i = i
2929
self.o = o

0 commit comments

Comments
 (0)
Please sign in to comment.