Skip to content

Commit

Permalink
fix synthesis translate on/off switch
Browse files Browse the repository at this point in the history
Nina Engelhardt authored and Sebastien Bourdeauducq committed Jul 26, 2013
1 parent 9c7ad6b commit 61b8958
Showing 1 changed file with 2 additions and 2 deletions.
4 changes: 2 additions & 2 deletions migen/fhdl/verilog.py
Original file line number Diff line number Diff line change
@@ -169,8 +169,8 @@ def _printcomb(f, ns, display_run):
if f.comb:
# Generate a dummy event to get the simulator
# to run the combinatorial process once at the beginning.
syn_off = "// synthesis translate off\n"
syn_on = "// synthesis translate on\n"
syn_off = "// synthesis translate_off\n"
syn_on = "// synthesis translate_on\n"
dummy_s = Signal(name_override="dummy_s")
r += syn_off
r += "reg " + _printsig(ns, dummy_s) + ";\n"

0 comments on commit 61b8958

Please sign in to comment.