Skip to content

Commit

Permalink
build: support optional MMU
Browse files Browse the repository at this point in the history
Sebastien Bourdeauducq committed Feb 24, 2013
1 parent 43343b1 commit b854f1a
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion build.py
Original file line number Diff line number Diff line change
@@ -55,7 +55,7 @@ def main():
"lm32_shifter.v", "lm32_multiplier.v", "lm32_mc_arithmetic.v",
"lm32_interrupt.v", "lm32_ram.v", "lm32_dp_ram.v", "lm32_icache.v",
"lm32_dcache.v", "lm32_top.v", "lm32_debug.v", "lm32_jtag.v", "jtag_cores.v",
"jtag_tap_spartan6.v")
"jtag_tap_spartan6.v", "lm32_itlb.v", "lm32_dtlb.v")
plat.add_sources(os.path.join("verilog", "lm32"), "lm32_config.v")

plat.build_cmdline(soc.get_fragment(), clock_domains=soc.crg.get_clock_domains())

0 comments on commit b854f1a

Please sign in to comment.