File tree 3 files changed +3
-3
lines changed
3 files changed +3
-3
lines changed Original file line number Diff line number Diff line change @@ -2196,7 +2196,7 @@ begin
2196
2196
`LM32_CSR_JRX: csr_read_data_x = jrx_csr_read_data;
2197
2197
`endif
2198
2198
`LM32_CSR_CFG2: csr_read_data_x = cfg2;
2199
- `ifdef `LM32_MMU_ENABLED
2199
+ `ifdef CFG_MMU_ENABLED
2200
2200
`LM32_CSR_TLB_VADDRESS: csr_read_data_x = load_store_csr_read_data_x;
2201
2201
`LM32_CSR_TLB_PADDRESS: csr_read_data_x = instruction_csr_read_data_x;
2202
2202
`LM32_CSR_PSW: csr_read_data_x = lm32_csr_psw_reg;
Original file line number Diff line number Diff line change @@ -284,7 +284,7 @@ reg [`LM32_DC_ADDR_OFFSET_RNG] refill_offset; // Which word in cache l
284
284
wire last_refill; // Indicates when on last cycle of cache refill
285
285
reg [`LM32_DC_TMEM_ADDR_RNG] flush_set; // Which set is currently being flushed
286
286
287
- `ifdef LM32_MMU_ENABLED
287
+ `ifdef CFG_MMU_ENABLED
288
288
wire [addr_dtlb_index_width- 1 :0 ] dtlb_data_read_address;
289
289
wire [addr_dtlb_index_width- 1 :0 ] dtlb_data_write_address;
290
290
wire dtlb_data_read_port_enable;
Original file line number Diff line number Diff line change @@ -267,7 +267,7 @@ begin
267
267
begin
268
268
// Handle wcsr write
269
269
if ((csr == `LM32_CSR_IE)
270
- `ifdef `LM32_MMU_ENABLED
270
+ `ifdef CFG_MMU_ENABLED
271
271
|| (csr == `LM32_CSR_PSW)
272
272
`endif
273
273
)
You can’t perform that action at this time.
0 commit comments