Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: m-labs/misoc
Failed to load repositories. Confirm that selected base ref is valid, then try again.
Loading
base: da13bd536edf
Choose a base ref
...
head repository: m-labs/misoc
Failed to load repositories. Confirm that selected head ref is valid, then try again.
Loading
compare: 73ab271f9a8c
Choose a head ref
  • 5 commits
  • 26 files changed
  • 1 contributor

Commits on Feb 18, 2015

  1. Copy the full SHA
    4c9554b View commit details
  2. Copy the full SHA
    5500c41 View commit details
  3. Copy the full SHA
    9ebb8f8 View commit details
  4. Copy the full SHA
    0a38b8c View commit details
  5. Copy the full SHA
    73ab271 View commit details
11 changes: 7 additions & 4 deletions .gitmodules
Original file line number Diff line number Diff line change
@@ -1,9 +1,12 @@
[submodule "verilog/lm32/submodule"]
path = verilog/lm32/submodule
[submodule "extcores/lm32/submodule"]
path = extcores/lm32/submodule
url = https://github.com/m-labs/lm32.git
[submodule "verilog/mor1kx/submodule"]
path = verilog/mor1kx/submodule
[submodule "extcores/mor1kx/submodule"]
path = extcores/mor1kx/submodule
url = https://github.com/openrisc/mor1kx.git
[submodule "software/compiler-rt"]
path = software/compiler-rt
url = http://llvm.org/git/compiler-rt.git
[submodule "extcores/litex"]
path = extcores/litex
url = https://github.com/enjoy-digital/litex
4 changes: 4 additions & 0 deletions extcores/__init__.py
Original file line number Diff line number Diff line change
@@ -0,0 +1,4 @@
import os, sys
sys.path.append(os.path.join("extcores", "litex", "litescope"))
sys.path.append(os.path.join("extcores", "litex", "liteeth"))
sys.path.append(os.path.join("extcores", "litex", "litesata"))
1 change: 1 addition & 0 deletions extcores/litex
Submodule litex added at dddb98
File renamed without changes.
1 change: 1 addition & 0 deletions extcores/lm32/submodule
Submodule submodule added at 84b3e3
1 change: 1 addition & 0 deletions extcores/mor1kx/submodule
Submodule submodule added at 95fc8e
3 changes: 2 additions & 1 deletion make.py
Original file line number Diff line number Diff line change
@@ -182,7 +182,8 @@ def _get_args():
for decorator in args.decorate:
soc = getattr(simplify, decorator)(soc)
build_kwargs = dict((k, autotype(v)) for k, v in args.build_option)
platform.build(soc, build_name=build_name, **build_kwargs)
vns = platform.build(soc, build_name=build_name, **build_kwargs)
soc.do_exit(vns)

if actions["load-bitstream"] or actions["flash-bitstream"] or actions["flash-bios"]:
prog = platform.create_programmer()
111 changes: 0 additions & 111 deletions misoclib/ethmac/__init__.py

This file was deleted.

14 changes: 0 additions & 14 deletions misoclib/ethmac/common.py

This file was deleted.

39 changes: 0 additions & 39 deletions misoclib/ethmac/last_be.py

This file was deleted.

76 changes: 0 additions & 76 deletions misoclib/ethmac/phy/gmii.py

This file was deleted.

33 changes: 0 additions & 33 deletions misoclib/ethmac/phy/loopback.py

This file was deleted.

Loading