Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: openrisc/mor1kx
base: bb96229ae093
Choose a base ref
...
head repository: openrisc/mor1kx
compare: 4d1db293daf2
Choose a head ref
  • 7 commits
  • 7 files changed
  • 1 contributor

Commits on Nov 14, 2012

  1. cappuccino: put tick timer and PIC in own modules

    @juliusbaxter
    juliusbaxter committed Nov 14, 2012
    Copy the full SHA
    ef17b75 View commit details
    Browse the repository at this point in the history

Commits on Nov 18, 2012

  1. ctrl_espresso: replace PIC logic with module

    @juliusbaxter
    juliusbaxter committed Nov 18, 2012
    Copy the full SHA
    5a81a79 View commit details
    Browse the repository at this point in the history

  2. ctrl_espresso: replace tick timer logic with module

    @juliusbaxter
    juliusbaxter committed Nov 18, 2012
    Copy the full SHA
    1fa7b5b View commit details
    Browse the repository at this point in the history

  3. ctrl_prontoespresso: replace PIC logic with module

    @juliusbaxter
    juliusbaxter committed Nov 18, 2012
    Copy the full SHA
    ccb97a0 View commit details
    Browse the repository at this point in the history

  4. ctrl_prontoespresso: replace tick timer logic with module

    @juliusbaxter
    juliusbaxter committed Nov 18, 2012
    Copy the full SHA
    16ff17c View commit details
    Browse the repository at this point in the history

  5. execute_alu: lint off around parameter string comparison for find-fir… 

    …st-last-1 block
    @juliusbaxter
    juliusbaxter committed Nov 18, 2012
    Copy the full SHA
    e3191a4 View commit details
    Browse the repository at this point in the history

  6. Add new mor1kx_cfgrs module and instantiate in each pipeline's contro… 

    …l stage

This module implements the set of registers which indicate the capabilities of the CPU core. It generates these registers based on the parameters used to configure the core at synthesis time.
    @juliusbaxter
    juliusbaxter committed Nov 18, 2012
    Copy the full SHA
    4d1db29 View commit details
    Browse the repository at this point in the history